Chaitanya Kommu and A. Daisy Rani. The Mixed Logic Style based High-performance Binary Adder for ASIC Applications. TIER-V7 [Internet]. 2022 Aug. 1 [cited 2026 Jun. 13];:26-40. Available from: https://stm.bookpi.org/TIER-V7/article/view/7917