Kommu, Chaitanya, and A. Daisy Rani. “The Mixed Logic Style Based High-Performance Binary Adder for ASIC Applications”. Technological Innovation in Engineering Research Vol. 7 (August 1, 2022): 26–40. Accessed June 13, 2026. https://stm.bookpi.org/TIER-V7/article/view/7917.