Chaitanya Kommu, and A. Daisy Rani. “The Mixed Logic Style Based High-Performance Binary Adder for ASIC Applications”. Technological Innovation in Engineering Research Vol. 7, Aug. 2022, pp. 26-40, doi:10.9734/bpi/tier/v7/7358F.