Chaitanya Kommu and A. Daisy Rani, “The Mixed Logic Style based High-performance Binary Adder for ASIC Applications”, TIER-V7, pp. 26–40, Aug. 2022.