Chaitanya Kommu and A. Daisy Rani (2022) “The Mixed Logic Style based High-performance Binary Adder for ASIC Applications”, Technological Innovation in Engineering Research Vol. 7, pp. 26–40. doi: 10.9734/bpi/tier/v7/7358F.