Kommu, Chaitanya, and A. Daisy Rani. 2022. “The Mixed Logic Style Based High-Performance Binary Adder for ASIC Applications”. Technological Innovation in Engineering Research Vol. 7, August, 26-40. https://doi.org/10.9734/bpi/tier/v7/7358F.