Chaitanya Kommu & A. Daisy Rani. The Mixed Logic Style Based High-Performance Binary Adder for ASIC Applications. TIER-V7 2022, 26-40.