Chaitanya Kommu & A. Daisy Rani 2022. The Mixed Logic Style based High-performance Binary Adder for ASIC Applications. Technological Innovation in Engineering Research Vol. 7. (Aug. 2022), 26–40. DOI:https://doi.org/10.9734/bpi/tier/v7/7358F.