N. K. Anushkannan and H. Mangalam, “Phase Frequency Detector (PFD) Design with Frequency Dividers for a Phase Locked Loop (PLL) in 0.18-µm CMOS Technology”, TIER-V3, pp. 28–43, Jun. 2022.