N. K. Anushkannan and H. Mangalam (2022) “Phase Frequency Detector (PFD) Design with Frequency Dividers for a Phase Locked Loop (PLL) in 0.18-µm CMOS Technology”, Technological Innovation in Engineering Research Vol. 3, pp. 28–43. doi: 10.9734/bpi/tier/v3/1924B.