(1)
N. K. Anushkannan & H. Mangalam. Phase Frequency Detector (PFD) Design With Frequency Dividers for a Phase Locked Loop (PLL) in 0.18-µm CMOS Technology. TIER-V3 2022, 28-43.