Kumar , J. Vijay, and B. Nagaraju. “Design and Development of CPLD Based on Low Power Pipelined 64-Bit RISC Processor With Unbiased Floating Point Unit ”. Theory and Applications of Engineering Research Vol. 1 (November 21, 2023): 74–84. Accessed June 23, 2026. https://stm.bookpi.org/TAER-V1/article/view/12559.