J. Vijay Kumar, and B. Nagaraju. “Design and Development of CPLD Based on Low Power Pipelined 64-Bit RISC Processor With Unbiased Floating Point Unit ”. Theory and Applications of Engineering Research Vol. 1, Nov. 2023, pp. 74-84, doi:10.9734/bpi/taer/v1/6884B.