J. Vijay Kumar and B. Nagaraju, “Design and Development of CPLD Based on Low Power Pipelined 64-bit RISC Processor with Unbiased Floating Point Unit ”, TAER-V1, pp. 74–84, Nov. 2023.