J. Vijay Kumar and B. Nagaraju (2023) “Design and Development of CPLD Based on Low Power Pipelined 64-bit RISC Processor with Unbiased Floating Point Unit ”, Theory and Applications of Engineering Research Vol. 1, pp. 74–84. doi: 10.9734/bpi/taer/v1/6884B.