Kumar , J. Vijay, and B. Nagaraju. 2023. “Design and Development of CPLD Based on Low Power Pipelined 64-Bit RISC Processor With Unbiased Floating Point Unit ”. Theory and Applications of Engineering Research Vol. 1, November, 74-84. https://doi.org/10.9734/bpi/taer/v1/6884B.