J. Vijay Kumar & B. Nagaraju. Design and Development of CPLD Based on Low Power Pipelined 64-Bit RISC Processor With Unbiased Floating Point Unit . TAER-V1 2023, 74-84.