Chaitanya Kommu and A Daisy Rani. Presenting the Design of Low-Power High-Speed Two-Level Three input XOR Gate. STDA-V5 [Internet]. 2025 Feb. 7 [cited 2026 Jun. 13];:1-14. Available from: https://stm.bookpi.org/STDA-V5/article/view/17160