Chaitanya Kommu and A Daisy Rani, “Presenting the Design of Low-Power High-Speed Two-Level Three input XOR Gate”, STDA-V5, pp. 1–14, Feb. 2025.