Chaitanya Kommu & A Daisy Rani. Presenting the Design of Low-Power High-Speed Two-Level Three Input XOR Gate. STDA-V5 2025, 1-14.