Chaitanya Kommu & A Daisy Rani 2025. Presenting the Design of Low-Power High-Speed Two-Level Three input XOR Gate. Science and Technology: Developments and Applications Vol. 5. (Feb. 2025), 1–14. DOI:https://doi.org/10.9734/bpi/stda/v5/2365.