Mangal Patil, Shankar Madkar, Jyoti Morbale and Harshal Hemane. Real-Time FPGA Integration for Image Steganography Using Haar wavelet and Least Significant Bit Technique. SRNTA-V6 [Internet]. 2024 Oct. 31 [cited 2026 Jun. 4];:30-51. Available from: https://stm.bookpi.org/SRNTA-V6/article/view/16068