Mangal Patil, Shankar Madkar, Jyoti Morbale, and Harshal Hemane, “Real-Time FPGA Integration for Image Steganography Using Haar wavelet and Least Significant Bit Technique”, SRNTA-V6, pp. 30–51, Oct. 2024.