[1]
Mihai Grigore Timis et al. 2024. Analytical Methods for Detecting and Eliminating the Static Hazard in Combinational Logic Circuits. Research Updates in Mathematics and Computer Science Vol. 2. (Mar. 2024), 1–16. DOI:https://doi.org/10.9734/bpi/rumcs/v2/7628E.