M. N. Murty, S. S. Nayak, Binayak Padhy and S.N. Panda. Study on Bit-Level Systolic Architecture for a Matrix-Matrix Multiplier. NPER-V7 [Internet]. 2022 Feb. 14 [cited 2026 Jun. 4];:110-6. Available from: https://stm.bookpi.org/NPER-V7/article/view/5907