Dhanabalan . and Tamil Selvi. Implementation of High Speed 8-bit Multiplier in FPGA with Lesser Adder Elements. NPER-V7 [Internet]. 2022 Feb. 14 [cited 2026 Jun. 4];:80-7. Available from: https://stm.bookpi.org/NPER-V7/article/view/5904