M. N. Murty, et al. “Study on Bit-Level Systolic Architecture for a Matrix-Matrix Multiplier”. Novel Perspectives of Engineering Research Vol. 7, Feb. 2022, pp. 110-6, doi:10.9734/bpi/nper/v7/1676B.