Dhanabalan ., and Tamil Selvi. “Implementation of High Speed 8-Bit Multiplier in FPGA With Lesser Adder Elements”. Novel Perspectives of Engineering Research Vol. 7, Feb. 2022, pp. 80-87, doi:10.9734/bpi/nper/v7/1763B.