M. N. Murty, S. S. Nayak, Binayak Padhy, and S.N. Panda, “Study on Bit-Level Systolic Architecture for a Matrix-Matrix Multiplier”, NPER-V7, pp. 110–116, Feb. 2022.