Dhanabalan . and Tamil Selvi, “Implementation of High Speed 8-bit Multiplier in FPGA with Lesser Adder Elements”, NPER-V7, pp. 80–87, Feb. 2022.