M. N. Murty (2022) “Study on Bit-Level Systolic Architecture for a Matrix-Matrix Multiplier”, Novel Perspectives of Engineering Research Vol. 7, pp. 110–116. doi: 10.9734/bpi/nper/v7/1676B.