Dhanabalan . and Tamil Selvi (2022) “Implementation of High Speed 8-bit Multiplier in FPGA with Lesser Adder Elements”, Novel Perspectives of Engineering Research Vol. 7, pp. 80–87. doi: 10.9734/bpi/nper/v7/1763B.