Murty, M. N., S. S. Nayak, Binayak Padhy, and S.N. Panda. 2022. “Study on Bit-Level Systolic Architecture for a Matrix-Matrix Multiplier”. Novel Perspectives of Engineering Research Vol. 7, February, 110-16. https://doi.org/10.9734/bpi/nper/v7/1676B.