., Dhanabalan, and Tamil Selvi. 2022. “Implementation of High Speed 8-Bit Multiplier in FPGA With Lesser Adder Elements”. Novel Perspectives of Engineering Research Vol. 7, February, 80-87. https://doi.org/10.9734/bpi/nper/v7/1763B.