M. N. Murty, S. S. Nayak, Binayak Padhy, & S.N. Panda. (2022). Study on Bit-Level Systolic Architecture for a Matrix-Matrix Multiplier. Novel Perspectives of Engineering Research Vol. 7, 110–116. https://doi.org/10.9734/bpi/nper/v7/1676B