M. N. Murty, S. S. Nayak, Binayak Padhy & S.N. Panda. Study on Bit-Level Systolic Architecture for a Matrix-Matrix Multiplier. NPER-V7 2022, 110-116.