Dhanabalan . & Tamil Selvi. Implementation of High Speed 8-Bit Multiplier in FPGA With Lesser Adder Elements. NPER-V7 2022, 80-87.