M. N. Murty et al. 2022. Study on Bit-Level Systolic Architecture for a Matrix-Matrix Multiplier. Novel Perspectives of Engineering Research Vol. 7. (Feb. 2022), 110–116. DOI:https://doi.org/10.9734/bpi/nper/v7/1676B.