Dhanabalan . & Tamil Selvi 2022. Implementation of High Speed 8-bit Multiplier in FPGA with Lesser Adder Elements. Novel Perspectives of Engineering Research Vol. 7. (Feb. 2022), 80–87. DOI:https://doi.org/10.9734/bpi/nper/v7/1763B.