Veena Sanath Kumar, Abhishek L S, Chandu H M, Chirag A, and Rohan S, “Design of Low Power Configurable Multiclock Digital System from RTL to GDSII”, ISASATWF, pp. 171–180, Feb. 2025.