Veena Sanath Kumar, Abhishek L S, Chandu H M, Chirag A & Rohan S. Design of Low Power Configurable Multiclock Digital System from RTL to GDSII. ISASATWF 2025, 171-180.