Prathibha Ekanthaiah, Likhitha R., Chandrakala B. M., Radha B. N., Yashaswini C. S. and Vinaya B. Koradoor. Implementation Challenges in FFNN Architecture Design for PQ Analysis on FPGA. CAERT-V7 [Internet]. 2024 Aug. 5 [cited 2026 Jun. 13];:14-30. Available from: https://stm.bookpi.org/CAERT-V7/article/view/15363