Prathibha Ekanthaiah, Likhitha R., Chandrakala B. M., Radha B. N., Yashaswini C. S., and Vinaya B. Koradoor, “Implementation Challenges in FFNN Architecture Design for PQ Analysis on FPGA”, CAERT-V7, pp. 14–30, Aug. 2024.