Prathibha Ekanthaiah, Likhitha R., Chandrakala B. M., Radha B. N., Yashaswini C. S. & Vinaya B. Koradoor. Implementation Challenges in FFNN Architecture Design for PQ Analysis on FPGA. CAERT-V7 2024, 14-30.